



88/01150
COMMISSIONER FOR PATENTS
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 C.F.R. § 1.53(b) is the patent application of
Inventor(s): Yasuhiro WAKIMOTO

Case Docket No. P108391-00011
Date August 31, 2000

1062 U.S. PTO
09/652023
08/31/00

For: MICROPROCESSOR AND MEMORY DEVICE

Specification and Claims (24 pages)
 5 sheets of drawings
 Newly executed Declaration and Power of Attorney
 Return Receipt Postcard
 An assignment of the invention to Fujitsu Limited with accompanying PTO-1595 Form
 A certified copy of Japanese Application(s) No.(s) 11-313323 filed: November 4, 1999
 A filing fee, calculated as shown below:

(Col. 1)	(Col. 2)
FOR:	No. Filed
BASIC FEE	
TOTAL CLAIMS	16 - 20 = * 0
INDEP CLAIMS	4 - 03 = * 1
MULTIPLE DEPENDENT CLAIM PRESENTED	

* If the difference in Col. 1 is less than zero, enter "0" in Col. 2

Small Entity	
RATE	Fee
	\$345
× 9 =	
× 39 =	
+130 =	
TOTAL	

Other Than A Small Entity	
RATE	Fee
	\$690
× 18 =	0
× 78 =	\$78
+260 =	0
TOTAL	\$768

Check # 291681 in the amount of \$ 808.00 to cover the filing fee and assignment recordation fee. In the event that the attached check is found to be insufficient, the Commissioner is hereby authorized to charge payment for any additional filing fees required under 37 CFR 1.16 associated with this communication or credit any over-payment to Deposit Account No. 01-2300.

Please charge our Deposit Account No. 01-2300 in the amount of \$ _____ to cover the filing fee and assignment recordation (see attached PTO-1595 form). A duplicate of this sheet is attached. The Commissioner is hereby authorized to charge payment for any additional filing fees required under 37 CFR 1.16 associated with this communication or credit any over-payment to Deposit Account No. 01-2300. A duplicate of this sheet is attached.

Respectfully submitted,

ARENTE FOX KINTNER PLOTRIM & KAHN, PLLC


By: Charles M. Marmelstein

Reg. No. 25,895

1050 Connecticut Avenue, N.W.
Suite 600
Washington, D. C. 20036-5339
Tel: (202) 857-6000
Fax: (202) 638-4810

CMM:mso

MICROPROCESSOR AND MEMORY DEVICE

FIELD OF THE INVENTION

The present invention relates to a microprocessor and a
5 memory device for use in a computer or peripheral equipment of
a computer.

BACKGROUND OF THE INVENTION

A microprocessor is generally incorporated in devices
10 that perform image processing requiring high performance. The
examples of such devices are laser beam printers or image
recognizing apparatuses. Instruction codes and data such as
constants or initial values required for the image processing
are stored in a main memory provided outside of the
15 microprocessor. This microprocessor also includes therein a
cache memory. The microprocessor performs the processing by
using basically the instruction codes and the data stored in
the main memory or the cache memory.

In order to distinguish data in the narrow sense
20 signifying numerical data such as constants or initial values
(including characters) from data in the broad sense including
instruction codes in addition of the data in the narrow sense,
in this specification the data in the broad sense is simply
referred to as "data" while the data in the narrow sense is
25 referred to as "numerical data."

In general, the cache memory constitutes a logical memory hierarchy with the main memory. The main memory is constituted of a typical DRAM (a dynamic RAM) or the like. The cache memory is constituted of an SRAM (a static RAM) or the like which can 5 be faster accessed as compared to the main memory.

The accessed instruction code or numerical data is stored in the cache memory together with instruction codes or numerical data therearound. If an access is made to the instruction code or numerical data stored in the cache memory, the instruction 10 code or numerical data is read from not the main memory but the cache memory. Consequently, since the frequency of accesses to the slow main memory is reduced, the processing speed increases.

A physical address in the main memory and a physical 15 address in the cache memory are assigned to the instruction code or numerical data stored in the cache memory. Naturally, both the physical addresses are different from each other. If the instruction code or numerical data to be accessed is not present in the cache memory when the memory is accessed, then the 20 physical address of the main memory is designated. By contrast, if the instruction code or numerical data to be accessed is present in the cache memory, the physical address of the cache memory is designated.

Such address conversion is automatically performed by 25 address conversion means called a tag register and a cache

control unit incorporated in a processor. Therefore, a programmer need not pay any attention to the presence of the cache memory. Similarly, the microprocessor incorporates therein memory management units (MMUs) so as to control the 5 access in the main memory.

These address conversion means set one physical address within a certain logical address range. Simultaneously with this, the address conversion means define common access attributes and the like within the set range. A load module 10 includes the instruction code or the numerical data for use in executing the instruction code which has a different type of access. However, the address conversion means in a part of a cache control unit and the memory management unit handles the instruction code and the numerical data in the same manner 15 without any distinction.

However, in a memory access mechanism by the use of the above-described cache memory, if the data to be processed becomes vast, for example, as in the case of image processing, the cache memory is frequently rewritten. Consequently, the 20 local instruction code or numerical data, for which the cache memory in itself should function effectively, may be swapped out of the cache memory. Therefore, the hit rate of the cache memory is decreased, so that the effect of high-speed processing cannot be sufficiently produced. Further, if the capacity of 25 the main memory is increased so as to incorporate large amount

of data then its access speed decreases.

Use of high-speed and large-capacity cache memory can prevent the cache memory from being frequently rewritten even in the case where the large scale data is processed. However, 5 such a high-speed and large-capacity memory is expensive. In contrast, use of an inexpensive memory of a large capacity may sacrifice an access time.

SUMMARY OF THE INVENTION

10 It is the object of this invention to provide a microprocessor and a memory device, in which instructions or data of high locality can be efficiently accessed even if a large data having low locality is processed, for example, as in the case of image processing.

15 In order to achieve the above-described object, the present invention is featured by the following configuration. A first memory unit (a main memory) and a second memory unit (a local memory) are externally connected to the microprocessor. The entire load module is developed in the first memory unit 20 (the main memory). Here, the load module includes instruction codes, data (numerical data) such as constants or initial values and working region dedication.

In the second memory unit are stored a part or all of the instruction codes in the load module developed in the first 25 memory unit (the main memory) by copying or writing them. Size

of the instruction code stored in the second memory unit (the local memory) is set to be equal to or smaller than the capacity of the second memory unit (the local memory).

Further, a first address conversion unit (a memory management unit for data) and a second address conversion unit (a memory management unit for instructions) are provided. The first address conversion unit (the memory management unit for the data) converts a logical address of the entire load module into a physical address of the first memory unit (the main memory). The second address conversion unit (the memory management unit for the instructions) converts a logical address of the instruction code in the load module into a physical address of the second memory unit (the local memory).

The first memory unit (the main memory) is constituted of a memory of a large capacity such as a DIMM (a dual inline memory module). The second memory unit (the local memory) is a memory which is smaller in capacity than the first memory unit (the main memory) but is operated at a higher speed, such as a single high-speed synchronous DRAM.

Thus, according to the present invention, when the microprocessor executes an instruction, it gains the instruction code from the high-speed second memory unit (the local memory). Then, the microprocessor executes the instruction. The instruction code is generally high in locality. Therefore, even if the second memory unit (the local

memory) is a memory of a small capacity, the effect of a higher speed can be sufficiently produced.

By contrast, the large-scale data used in image processing or the like is generally low in locality. Therefore, 5 even if such data is allocated and transferred to the small-capacity second memory unit (the local memory), the effect of a higher speed cannot be sufficiently produced due to a loss caused by frequent transferring. Thus, the entire load module is stored in the large capacity first memory unit 10 (the main memory).

There are some working data, such as a stack, being high in locality. Such working data being high in locality may be stored in the second memory unit (the local memory). In this case, the second address converting unit (the memory management 15 unit for the instructions) converts a logical address of the working data such as a stack into a physical address of the second memory unit (the local memory).

Other objects and features of this invention will become apparent from the following description with reference to the 20 accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing one example of a memory according to the present invention.

25 Fig. 2 is a block diagram showing one example of the

detailed configuration of a microprocessor according to the present invention.

Fig. 3 is a schematic diagram showing the configurations of memory management units incorporated in the microprocessor 5 shown in Fig. 2.

Fig. 4 is a schematic diagram showing the manner in which a logical address space is mapped to a physical address space by the effect of address conversion by the memory management units shown in Fig. 3.

10 Fig. 5 is a schematic diagram showing the respective mapping results of the entire load module and instruction codes.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

A preferred embodiment of the present invention will be 15 explained in detail below with reference to the drawings.

Fig. 1 is a block diagram showing one example of a memory according to the present invention. This memory comprises a microprocessor (MPU) 1, a main memory 2 serving as the first memory unit and a local memory 3 serving as the second memory 20 unit.

The microprocessor 1 is connected to the main memory 2 via an external bus 41, a bus bridge 5 and an another external bus 42. Moreover, the microprocessor 1 is connected to the local memory 3 via an external bus 43.

25 The main memory 2 is constituted of an ordinary DRAM such

as a DIMM of a large capacity. The local memory 3 is constituted of a synchronous DRAM (an SDRAM) which is smaller in capacity than the main memory 2 but can be operated at high speed.

Furthermore, the microprocessor 1 is connected to a 5 peripheral circuit, not shown, via the external bus 41, the bus bridge 5 and an external bus 44. The microprocessor 1 includes a core 11 which performs arithmetic calculations, a cache memory 12 which stores therein instruction codes or data, and a bus interface 13 connected to the external buses 41 and 43.

10 Addresses or data are bidirectionally transferred between the microprocessor 1 and the main memory 2 via the external buses 41, 42 and the bus bridge 5. Addresses or instruction codes are bidirectionally transferred between the microprocessor 1 and the local memory 3 via the external bus 15 43. Data is bidirectionally and directly transferred between the main memory 2 and the local memory 3 via the external buses 41 and 43 by way of the bus interface 13.

Fig. 2 is a block diagram showing one example of the detailed configuration of the microprocessor 1.

20 The microprocessor 1 comprises a central processing unit (CPU) core 6, a clock generator 71, a bus interface unit 72, a debug support unit 73, an SDRAM bus interface 74, and a system bus interface 75.

The CPU core 6 includes, for example, six instruction 25 executing units 61a, 61b, 61c, 61d, 61e and 61f, a memory

management unit 62 for instructions serving as the second address conversion unit and a memory management unit 63 for data serving as the first address conversion unit.

The CPU core 6 develops the entire load module in the main memory 2 (see Fig. 1). And then, the CPU core 6 copies, to the local memory 3, a part or all of the instruction codes in the load module developed in the main memory 2. Consequently, the CPU core 6 is equipped with the function as the copying unit. Size of the instruction code to be copied to the local memory 3 is set to be equal to or smaller than a capacity of the local memory 3.

The memory management unit 63 for the data assigns a physical address of the main memory 2 to a logical address of the entire load module developed in the main memory 2. The memory management unit 62 for the instructions assigns a physical address of the local memory 3 to a logical address of the instruction code copied to the local memory 3.

Furthermore, the CPU core 6 includes an instruction cache 64 and a data cache 65 constituting the cache memory 12 shown in Fig. 1. The memory management unit 62 for the instructions or the memory management unit 63 for the data and the instruction cache 64 or the data cache 65 are connected to each other via a data bus 66 for the instruction codes, an address bus 67 for the instruction codes, an address bus 68 for the data and a data bus 69 for the data.

The CPU core 6 is connected to the SDRAM bus interface 74 or the system bus interface 75 via internal buses 81, 82, 83 and 84, the bus interface unit 72 and internal buses 85 and 86. The external bus 43 to which the local memory is connected, 5 is connected to the SDRAM bus interface 74. The external bus 41 to which the main memory is connected, is connected to the system bus interface 75. The SDRAM bus interface 74 and the system bus interface 75 are connected to each other via an internal bus 87.

10 The bus interface unit 72 compares a previously set physical address range with an access request from the CPU core 6. As a result, the system bus interface 75 is actuated when the access request from the CPU core 6 corresponds to the physical address of the main memory 2.

15 On the other hand, the SDRAM bus interface 74 is actuated when the access request from the CPU core 6 corresponds to the physical address of the local memory 3. Consequently, a region corresponding to the external bus 43 connected to the local memory 3 and a region corresponding to the external bus 41 20 connected to the main memory 2 are assigned to arbitrary physical addresses.

The clock generator 71 generates an internal clock based on an external clock, and then, supplies the generated clock to the CPU core 6 and the bus interface unit 72. The debug support unit 73 is connected to a not shown ICE (an in-circuit 25

emulator) via an interface.

Fig. 3 is a schematic diagram showing the configurations of the memory management units 62 and 63.

The memory management units 62 and 63 include a plurality 5 of logical address regions 62a, ..., 62j and 62k for storing logical addresses therein, a plurality of physical address regions 63a, ..., 63j and 63k for storing physical addresses therein and a plurality of comparators 60a, ..., 60j and 60k.

In case of the memory management unit 63 for the data, 10 logical addresses relating to the load module developed in the main memory 2 are stored in the logical address regions 62a, ..., 62j and 62k. On the other hand, in case of the memory management unit 62 for the instructions, logical addresses relating to the instruction codes stored in the local memory 3 are stored in 15 the logical address regions 62a, ..., 62j and 62k. Physical addresses assigned to the logical addresses stored in the respective logical address regions 62a, ..., 62j and 62k are stored in the physical address regions 63a, ..., 63j and 63k.

The comparators 60a, ..., 60j and 60k compare a logical 20 address 91b with an access request from the CPU core 6 with each of the logical addresses stored in the logical address regions 62a, ..., 62j and 62k.

Here, the memory management units 62 and 63 may include 25 a mechanism for selecting the relationship between the logical address and the physical address from a plurality of different

settings based on the instruction being executed, and therefore, may set two or more kinds of different physical addresses with respect to the same logical address.

This is effective in the case where, for example, the

5 content of a certain instruction code is an instruction to refer to its own address, i.e., an address in the main memory 2 of the instruction code (for example, an instruction of a word effect address). In other words, the CPU core 6 reads the instruction code from the local memory 3, and then executes it.

10 The CPU core 6 can gain an absolute address in reference to the main memory 2.

Moreover, the memory management units 62 and 63 may include a mechanism capable of selecting a plurality of different relationships between the logical addresses and the

15 physical addresses based on information on a process number or the like stored at the time of accessing, and therefore, may set two or more kinds of different physical addresses with respect to the same logical address.

This is effective in the case where a plurality of tasks

20 are performed in parallel in the case of, for example, a so-called multi-task. In other words, the CPU core 6 reads the instruction code from the local memory 3 with respect to a task of a high priority. In case of the instruction code relating to a task of a low priority, the CPU core 6 can read the

25 instruction code from the main memory 2.

Furthermore, the memory management units 62 and 63 may include a mechanism capable of selecting the different relationships between the logical addresses and the physical addresses depending on an accessing timing, and therefore, may 5 set two or more kinds of different physical addresses with respect to the same logical address.

This is effective in executing an instruction code in which a priority is high within a predetermined period while the priority becomes lower after a lapse of the time. In other 10 words, when the CPU core 6 executes a certain instruction code, the CPU core 6 can read the instruction code from the local memory 3 during the high priority. On the other hand, can read the instruction code from the main memory 2 as the priority becomes lower.

15 Subsequently, operation of the microprocessor will be explained. In the beginning, when the module is loaded, the entire load module is developed in the main memory 2 by the CPU core 6. Furthermore, the instruction codes in the load module are copied to the local memory 3 in a size equal to or smaller 20 than the capacity of the local memory 3.

In case of the memory management unit 63 for the data, the logical addresses of the entire load module developed in the main memory 2 are stored in the logical address regions 62a, ..., 62j and 62k. Further, the physical addresses 25 corresponding to the logical addresses stored in the logical

address regions 62a, ..., 62j and 62k are stored in the physical address storing regions 63a, ..., 63j and 63k.

In the same manner, in case of the memory management unit 62 for the instructions, the logical addresses of the instruction codes stored in the local memory 3 are stored in the logical address regions 62a, ..., 62j and 62k. Furthermore, the physical addresses corresponding to the logical addresses stored in the logical address regions 62a, ..., 62j and 62k are stored in the physical address storing regions 63a, ..., 63j and 63k.

Upon an access request from the CPU core 6, the logical address requested by the CPU core 6 is compared with each of the logical addresses stored in the logical address regions 62a, ..., 62j and 62k by the respective comparators 60a, ..., 60j and 60k in the memory management unit 63 for the data and the memory management unit 62 for the instructions. These comparisons are simultaneously carried out in the comparators 60a, ..., 60j and 60k.

If the logical address requested by the CPU core 6 matches with any one out of the logical addresses stored in the logical address regions 62a, ..., 62j and 62k, the memory management units 62 and 63 output a physical address corresponding to a physical address 92b in accordance with the logical address 91b. If the logical address requested by the CPU core 6 does not match with any logical address stored in the logical address regions

62a, ..., 62j and 62k, the memory management units 62 and 63 output logical addresses 91a and 91c as physical addresses 92a and 92c as they are.

The above-described address conversion represents
5 mapping of a logical address space 91 to a physical address space
92 in a segment unit. Fig. 4 schematically shows the mapping
manner.

Fig. 5 is a schematic diagram showing mapping manners
different between the entire load module and the instruction
10 codes included in the load module. The entire load module
including the instruction codes, the numerical data and the
working regions is developed in the main memory 2. For example,
in the illustrated example, a logical address "0350" of a memory
address register (an MAR) is mapped to a physical address "1000
15 to 1399" corresponding to the main memory 2.

By contrast, the instruction code in the load module is
developed in the local memory 3. For example, in the
illustrated example, a logical address "0080" of a program
counter (a PC) is mapped to a physical address "2000 to 2099"
20 corresponding to the local memory 3.

In the case where the CPU core 6 is to execute the
instruction in excess of the size of the instruction code stored
in the local memory 3, the memory management unit 62 for the
instructions detects an address conversion error by the effect
25 of a page error hit function. Therefore, the instruction codes

within an appropriate range including the instruction code requested at that timing are transferred from the main memory 2 to the local memory 3.

The memory management unit 62 for the instructions 5 updates the addresses stored in the logical address regions 62a, ..., 62j and 62k to logical addresses for the newly transferred instructions codes. In accordance with this, the physical addresses in the physical address regions 63a, ..., 63j and 63k also are updated. In this manner, the instruction 10 codes stored in the local memory 3 are updated, so that the CPU core 6 keeps executing the instructions. Incidentally, even if a new instruction code is transferred during the execution of the instruction, a loss can be suppressed to a low level since the locality of the instruction code is high.

15 According to the present invention, the entire load module is developed in the large capacity main memory 2 connected externally to the microprocessor 1. A part or all of the instruction codes in the load module developed in the main memory 2 are stored in the high-speed local memory 3 20 connected externally to the microprocessor 1. Consequently, even in the case where large scale non-local data for use in the image processing or the like is loaded, the instruction code inside the high-speed local memory 3 can be executed at a high speed.

25 Furthermore, the provision of the local memory 3 can

reduce the accesses to the main memory, thereby saving power consumption. Moreover, an inexpensive low-speed memory can be used the main memory 2, so that an increase in cost can be suppressed in spite of the enhancement of processing 5 performance.

Although it is mentioned above that the instruction codes are stored in the local memory 3, the present invention is not limited to this. Any data such as numerical data may be stored in the local memory 3 as long as the data is high in locality.

10 Furthermore, although it is mentioned above that the instruction codes in the load module developed in the main memory 2 are copied to the local memory 3, the present invention is not limited to this. The load module is developed in the main memory 2, and further, the instruction codes may be stored 15 in the local memory 3.

Thus, according to the present invention, the entire load module is developed in the first memory unit of a large capacity. A part or all of the instruction codes in the load module are stored in the second memory unit of a high speed. Thus, even 20 in the case where the load module including the non-local data of a large scale for use in the image processing or the like is loaded, the instruction code inside the second memory unit can be executed, thus enhancing the processing performance of the entire system.

25 Although the invention has been described with respect

to a specific embodiment for a complete and clear disclosure,
the appended claims are not to be thus limited but are to be
construed as embodying all modifications and alternative
constructions that may occur to one skilled in the art which
5 fairly fall within the basic teaching herein set forth.

WHAT IS CLAIMED IS:

1. A microprocessor to which a plurality of memory units having physical addresses different from each other are externally connected, said microprocessor comprising:

5 a first address conversion unit which assigns a physical address of a first memory unit out of said plurality of memory units to a logical address of a load module stored in said first memory unit;

10 a copying unit which copies an instruction code from said load module stored in said first memory unit to a second memory unit out of said plurality of memory units; and

15 a second address conversion unit which assigns a physical address of said second memory unit to a logical address of the instruction code copied to said second memory unit.

15

2. The microprocessor according to claim 1, wherein when said load module stored in said second memory unit is accessed, said first address conversion unit assigns the physical address of said first memory unit to the logical address of said load module to be accessed, and said second address conversion unit assigns the physical address of said second memory unit to said logical address of the instruction code from said load module to be accessed.

25 3. The microprocessor according to claim 1, wherein said load

module stored in said first memory unit includes data for image processing and the instruction codes for image processing.

4. A microprocessor to which a plurality of memory units 5 having physical addresses different from each other are externally connected, said microprocessor comprising:

a first address conversion unit which assigns a physical address of a first memory unit out of said plurality of memory units to a logical address of a load module stored in said first 10 memory unit;

a storage unit which stores an instruction code from said load module stored in said first memory unit to a second memory unit out of said plurality of memory units; and

a second address conversion unit which assigns a physical 15 address of said second memory unit to a logical address of the instruction code stored in said second memory unit.

5. The microprocessor according to claim 4, wherein when 20 said load module stored in said second memory unit is accessed, said first address conversion unit assigns the physical address of said first memory unit to the logical address of said load module to be accessed, and said second address conversion unit assigns the physical address of said second memory unit to said 25 logical address of the instruction code from said load module to be accessed.

6. The microprocessor according to claim 4, wherein said
load module stored in said first memory unit includes data for
image processing and the instruction codes for image
5 processing.

7. A memory device comprising:

a plurality of memory units having physical addresses
different from each other;

10 a first address conversion unit which assigns a physical
address of a first memory unit out of said plurality of memories
to a logical address of a load module stored in said first memory
unit;

15 a copying unit which copies an instruction code from said
load module stored in said first memory unit to a second memory
unit out of said plurality of memory units; and

a second address conversion unit which assigns a physical
address of said second memory unit to a logical address of the
instruction code copied to said second memory unit.

20
8. The memory device according to claim 7, wherein when said
load module stored in said second memory unit is accessed, said
first address conversion unit assigns the physical address of
said first memory unit to the logical address of said load module
25 to be accessed, and said second address conversion unit assigns

the physical address of said second memory unit to said logical address of the instruction code from said load module to be accessed.

5 9. The memory device according to claim 7, wherein said load module stored in said first memory unit includes data for image processing and the instruction codes for image processing.

10 10. The memory device according to claim 7, wherein the access speed of said second memory unit is faster than the access speed of said first memory unit.

11. The memory device according to claim 10, wherein said second memory unit is constituted of a synchronous DRAM.

15 12. A memory device comprising:
a plurality of memory units having physical addresses different from each other;

20 a first address conversion unit which assigns a physical address of a first memory unit out of said plurality of memory units to a logical address of a load module stored in said first memory unit;

25 a storage unit which stores an instruction code from said load module stored in said first memory unit to a second memory unit out of said plurality of memory units; and

a second address conversion unit which assigns a physical address of said second memory unit to a logical address of the instruction code stored in said second memory unit.

5 13. The memory device according to claim 12, wherein when said load module stored in said second memory unit is accessed, said first address conversion unit assigns the physical address of said first memory unit to the logical address of said load module to be accessed, and said second address conversion unit assigns
10 the physical address of said second memory unit to said logical address of the instruction code from said load module to be accessed.

14. The memory device according to claim 12, wherein said load module stored in said first memory unit includes data for image processing and the instruction codes for image processing.

15. The memory device according to claim 12, wherein the access speed of said second memory unit is faster than the access
20 speed of said first memory unit.

16. The memory device according to claim 15, wherein said second memory unit is constituted of a synchronous DRAM.

ABSTRACT OF THE DISCLOSURE

A main memory and a higher-speed local memory are externally connected to a microprocessor. The entire load module is developed in the main memory. A part or all of the 5 instruction codes in the load module developed in the main memory are stored in the local memory. A memory management unit for data converts a logical address of the entire load module into a physical address of the main memory. A memory management unit for instructions converts a logical address of the 10 instruction code stored in the local memory into a physical address of the local memory. A CPU core gains the instruction code from the local memory at the time of execution of the instruction.

FIG.1





FIG.2






FIG.4

4/5





FIG.5



Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語言宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare: "that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

MICROPROCESSOR AND MEMORY

DEVICE

上記発明の明細書（下記の横でx印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

____月____日に提出され、米国出願番号または特許協定条約国際出願番号を_____とし、
(該当する場合) _____に訂正されました。

was filed on _____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を複数し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるところ、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基き下記の、米国以外の国の中でも一ヵ国を指すしている特許協力条約365条(a)項に基く国際出願、又は外国での特許出願もしくは発明登録の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明登録の外国出願を以下、括弧をマークすることで、示しています。

Prior Foreign Application(s)

外国での先行出願

11-313323

(Number)
(番号)

Japan
(Country)
(国名)

Priority Not Claimed

優先権主張なし

二

4/November/1999
(Day/Month/Year Filed)
(出願年月日)

(Day/Month/Year Filed)
(出願年月日)

二

私は、第35編米国法典119条(e)項に基いて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Application No.)
(出願番号)

(Filing Date)
(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States. Listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基いて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基く表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同様の行為は米国法典第18編第1001条に基き、罰金または拘禁、もしくはその両方に併せ罰せられること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われるることを認識し、よってここに上記のごとく宣言を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration
(日本語宣言書)

委任状： 私は下記の発明者として、本出願に係する一切の手続を特許庁審査官に対して行なうる事務または代理人として、下記の者を指名いたし候。 (弁護士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

書類送付先

And I hereby appoint as principal attorneys: David T. Nikaldo, Reg. No. 22,663; Charles M. Marmstein, Reg. No. 25,895; George E. Oram, Jr., Reg. No. 27,931; Robert B. Murray, Reg. No. 22,980; E. Marcie Ennas, Reg. No. 32,131; Douglas H. Goldinsh, Reg. No. 33,125; Monica Chin Kuits, Reg. No. 36,105; Richard J. Berman, Reg. No. 39,107; King L. Wong, Reg. No. 37,500; Karen K. Costantino, Reg. No. 35,107; James A. Poulos, III, Reg. No. 31,714; Patrick D. Muir, Reg. No. 37,403; Sharon N. Klesmer, Reg. No. 36,335; and Muri Ozu, Reg. No. 44,275; Bradley D. Goldizen, Reg. No. 43,637; and N. Alexander Noite, Reg. No. 45,689.

直営電話連絡先： (名前及び電話番号)

Please direct all communications to the following address:
AREN'T FOX KINTNER PLOTKIN & KAHN, PLLC
1050 Connecticut Avenue, N.W., Suite 600
Washington, D.C. 20036-5339
Tel: (202) 857-6000; Fax: (202) 857-6395

第一または第一発明者名		Full name of sole or first inventor	
発明者の署名		Yasuhiro WAKIMOTO	
住所	日付	Inventor's signature	Date
国籍		<i>Yasuhiro Wakimoto</i>	August 22, 2000
私書箱		Residence	
		Kawasaki, Japan	
第二共同発明者名		Full name of second joint inventor, if any	
第二共同発明者の署名	日付	Second inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
		c/o FUJITSU LIMITED 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588 Japan	

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)